1. Industry need

2. SOI transistors

3. Manufacture of SOI wafers

4. Use in the microelectronics industry

5. Use in high-performance radio frequency (RF) applications

6. Use in photonics

7. See also

8. References

9. External links

Industry need

The implementation of SOI technology is one of several manufacturing strategies employed to allow the continued miniaturization of microelectronic devices, colloquially referred to as "extending Moore's Law" (or "More Moore", abbreviated "MM"). Reported benefits of SOI technology relative to conventional silicon (bulk CMOS) processing include:^[4]

• Lower parasitic capacitance due to isolation from the bulk silicon, which improves power consumption at matched performance.
• Resistance to latchup due to complete isolation of the n- and p-well structures.
• Higher performance at equivalent VDD. Can work at low VDD's.^[5]
• Reduced temperature dependency due to no doping.
• Better yield due to high density, better wafer utilization.
• Reduced antenna issues.
• No body or well taps are needed.
• Lower leakage currents due to isolation thus higher power efficiency.
• Inherently radiation hardened ( resistant to soft errors ), thus reducing the need for redundancy.

From a manufacturing perspective, SOI substrates are compatible with most conventional fabrication processes. In general, an SOI-based process may be implemented without special equipment or significant retooling of an existing factory. Among challenges unique to SOI are novel metrology requirements to account for the buried oxide layer and concerns about differential stress in the topmost silicon layer. The threshold voltage of the transistor depends on the history of operation and applied voltage to it, thus making modeling harder.

The primary barrier to SOI implementation is the drastic increase in substrate cost, which contributes an estimated 10–15% increase to total manufacturing costs.^[6]{{additional citation needed|date=June 2018}}

SOI transistors

An SOI MOSFET is a semiconductor device (MOSFET) in which a semiconductor layer such as silicon or germanium is formed on an insulator layer which may be a buried oxide (BOX) layer formed in a semiconductor substrate.^[7][8][9] SOI MOSFET devices are adapted for use by the computer industry.{{Citation needed|date=October 2008}} The buried oxide layer can be used in SRAM designs.^[10] There are two types of SOI devices: PDSOI (partially depleted SOI) and FDSOI (fully depleted SOI) MOSFETs. For an n-type PDSOI MOSFET the sandwiched p-type film between the gate oxide (GOX) and buried oxide (BOX) is large, so the depletion region can't cover the whole p region. So to some extent PDSOI behaves like bulk MOSFET. Obviously there are some advantages over the bulk MOSFETs. The film is very thin in FDSOI devices so that the depletion region covers the whole film. In FDSOI the front gate (GOX) supports less depletion charges than the bulk so an increase in inversion charges occurs resulting in higher switching speeds. The limitation of the depletion charge by the BOX induces a suppression of the depletion capacitance and therefore a substantial reduction of the subthreshold swing allowing FD SOI MOSFETs to work at lower gate bias resulting in lower power operation. The subthreshold swing can reach the minimum theoretical value for MOSFET at 300K, which is 60mV/decade. This ideal value was first demonstrated using numerical simulation.^[11][12] Other drawbacks in bulk MOSFETs, like threshold voltage roll off, etc. are reduced in FDSOI since the source and drain electric fields can't interfere due to the BOX. The main problem in PDSOI is the "floating body effect (FBE)" since the film is not connected to any of the supplies.{{fact|date=June 2018}}

Manufacture of SOI wafers

SiO₂-based SOI wafers can be produced by several methods:

• SIMOX - Separation by IMplantation of OXygen – uses an oxygen ion beam implantation process followed by high temperature annealing to create a buried SiO₂ layer.^[13][14]
• Wafer bonding^[15][16] – the insulating layer is formed by directly bonding oxidized silicon with a second substrate. The majority of the second substrate is subsequently removed, the remnants forming the topmost Si layer.
  • One prominent example of a wafer bonding process is the Smart Cut method developed by the French firm Soitec which uses ion implantation followed by controlled exfoliation to determine the thickness of the uppermost silicon layer.
  • NanoCleave is a technology developed by Silicon Genesis Corporation that separates the silicon via stress at the interface of silicon and silicon–germanium alloy.^[17]
  • ELTRAN is a technology developed by Canon which is based on porous silicon and water cut.^[18]
• Seed methods^[19] - wherein the topmost Si layer is grown directly on the insulator. Seed methods require some sort of template for homoepitaxy, which may be achieved by chemical treatment of the insulator, an appropriately oriented crystalline insulator, or vias through the insulator from the underlying substrate.

An exhaustive review of these various manufacturing processes may be found in reference^[1]

Use in the microelectronics industry

As for the traditional foundries, on July 2006 TSMC claimed no customer wanted SOI,^[23] but Chartered Semiconductor devoted a whole fab to SOI.^[24]

Use in high-performance radio frequency (RF) applications

In 1990, Peregrine Semiconductor began development of an SOI process technology utilizing a standard 0.5 μm CMOS node and an enhanced sapphire substrate. Its patented silicon on sapphire (SOS) process is widely used in high-performance RF applications. The intrinsic benefits of the insulating sapphire substrate allow for high isolation, high linearity and electro-static discharge (ESD) tolerance. Multiple other companies have also applied SOI technology to successful RF applications in smartphones and cellular radios.^[25]{{additional citation needed|date=June 2018}}

Use in photonics

SOI wafers are widely used in silicon photonics.^[26] The crystalline silicon layer on insulator can be used to fabricate optical waveguides and other optical devices, either passive or active (e.g. through suitable implantations). The buried insulator enables propagation of infrared light in the silicon layer on the basis of total internal reflection. The top surface of the waveguides can be either left uncovered and exposed to air (e.g. for sensing applications), or covered with a cladding, typically made of silica.{{fact|date=June 2018}}

See also

• FinFET
• CMOS
• MOSFET
• Strain engineering
• Intel TeraHertz - similar technology from Intel.
• Wafer (electronics)
• Wafer bonding
• Silicon on sapphire

References

External links

• SOI Industry Consortium - a site with extensive information and education for SOI technology
• [https://web.archive.org/web/20100525073147/http://www.chipestimate.com/soi/ SOI IP portal] - A search engine for SOI IP
• AMDboard - a site with extensive information regarding SOI technology
• Advanced Substrate News - a newsletter about the SOI industry, produced by Soitec.
• MIGAS '04 - The 7th session of MIGAS International Summer School on Advanced Microelectronics, devoted to SOI technology and devices.
• MIGAS '09 - 12th session of the International Summer School on Advanced Microelectronics: "Silicon on Insulator (SOI) Nanodevices"

• Leominster Public Library
• Leominster station
• Leo Mintz
• Leomir Silva Teles
• Leo Mishkin
• Leo m lambert
• Leo Mogus
• Leo (monarch)
• Leo Money
• Leo Moon
• Leo Morandi
• Leo Morgan
• Leo Morris Franklin
• Leo Motzkin
• Leo Murphy (baseball)
• Leo Murray (ice hockey)
• Leo Myles-Mills
• Leo mythology
• Leon Abbot (Artemis Fowl)
• Leon Abel Provancher
• Leon-Abel Provancher
• Leona Dare
• Leona De San Salvador
• Leona (disambiguation)
• Leona discography