| 词条 | Schematic Integrity Analysis |
| 释义 |
}} Schematic Integrity Analysis is a term coined by Valydate Inc. founders Michael Alam and Mark Cianfaglione in March 2010 to describe an automated verification approach that detects errors in electronic schematic designs. TechnologyValydate has created a proprietary SW application called "ValydateDesign". This application contains a rules library which tests each net in an emerging design according to the connections prescribed by the design's netlist and using advanced component models derived from manufacturer's datasheets. The analysis technique can be applied to single or multiple interconnected designs. The assessment takes less than 10 working days to complete, and is normally applied immediately prior to PCB layout design. External links{{ Cite web | title=Valydate Website | url=http://www.valydate.com/analysis-and-services/schematic-integrity}}{{ Cite web | title=Minister Visits Valydate | url=http://www.ic.gc.ca/eic/site/ic1.nsf/eng/07120.html}} 2 : Canadian websites|Electronic design |
| 随便看 |
|
开放百科全书收录14589846条英语、德语、日语等多语种百科知识，基本涵盖了大多数领域的百科知识，是一部内容自由、开放的电子版国际百科全书。