请输入您要查询的百科知识:

 

词条 TopoR
释义

  1. {{anchor|FreeStyle Router|FSR}}History

  2. Features

  3. {{anchor|Toporouter}}Similar solutions

  4. See also

  5. Notes

  6. References

  7. Further reading

  8. External links

{{Redir|Toporouter|EAGLE's similarly named topological pre-router|TopRouter}}{{anchor|AuTOP|FSCapture|Suite|Creator|Placer}}TopoR (Topological Router) is an EDA program developed and maintained by the Russian company Eremex. It is dedicated to laying out a printed circuit board (PCB). The current version is 6.3.17875 as of 2017-09-20.[2]

It features a powerful autorouter and a set of tools intended to reduce the amount of effort needed for manual routing of a PCB. The most recognizable feature of TopoR is the absence of preferred routing directions, which results in unusual looking PCBs.

{{anchor|FreeStyle Router|FSR}}History

Work on a flexible[3] topological router began in 1988,{{citation needed|date=September 2017}} when it became clear that the traditional methods of routing with regular and irregular grids (grid-based routers and shape-based routers) and consecutive wiring with locked-down geometry were a dead-end solution.

1996{{citation needed|reason=The given refs are from 1997 and 1999, what's the origin of the 1996 date? Oleg Polubasov even stated 1991 for FSR 0.1 |date=September 2017}} saw the release of the first version of a topological router[4][5] that actually came to be used by industrial enterprises. In 2002, the FreeStyle Router[6] (FSR) by Диал Инжиниринг ("Dial Engineering") ran under DOS and successfully routed dual-layer boards, interfacing with P-CAD.[6][8][9] This early router showed the advantages of an innovative approach to routing and high efficiency of the models, algorithms, and software implementation. A 1.44 MB floppy disk was enough for the program and accompanying examples.[6] The company also announced plans to commercially release a FreeStyle Suite for Windows later the year.[11][9] The last version of FSR for DOS,[13] consisting of the router named SpeedWay and the layout editor named FreeStyle was version 1.6 as of 2003-09-26/2003-11-01.[14][15][16]

{{anchor|1.0|1.03|2.0|2.2|3.0|3.1|4.0|4.1|4.2|4.3|5.0|5.1|5.2|5.3|5.4|6.0|6.1|6.2|6.3}}The first Windows version of the topological router was released in 2001{{citation needed|reason=We need a reliable reference for this. Other sources indicate 2003 or 2002, so 2001 might have been for internal versions only. |date=September 2017}} and renamed[14] to TopoR.[18] TopoR 1.03 was available on 2003-09-26 and distributed through ElekTrade (ЭлекТрейд).[14] The program routed not only dual-layer but also multi-layer printed circuit boards.[9] TopoR was developed by a group called the FreeStyleTeam, supervised by Sergey J. Luzin (Юрьевич Сергей Лузин),[21] with Oleg B. Polubasov (Олег Борисович Полубасов) as initial FSR developer, as well as Paul I. Dmitriev (Павел Иванович Дмитриев), Gevorg S. Petrosyan (Геворг Самвелович Петросян), Michael S. Luzin (Михаил Сергеевич Лузин) and Andrew A. Lysenko (Андрей Александрович Лысенко).[22] Version 3.0 was released in 2006.[23][24] The software was commercially distributed by Prosoft Spb. (ПРОСОФТ СПб) in 2007.[21] TopoR 4.0 added support to import/export DSN design and SES session files.[26] Since TopoR 4.1 (2008) the software is further developed and maintained by Eremex, Ltd.

Features

TopoR can be used as an external autorouter for third-party layout editors or in conjunction with Eremex's own schematic capture and layout editor Delta Design (DD). TopoR imports input in Delta Design's FST format, as Specctra-/ELECTRA-compatible DSN design files,[27] or in P-CAD PCB ASCII (2000, 2002, 2004), PADS PCB ASCII (3.5, 4.0, 5.0, 2005.0), or EAGLE BRD XML formats (6.x).[28] The resulting boards can be exported into Specctra/ELECTRA SES session files, DXF, Gerber, P-CAD PCB ASCII (2000, 2002, 2004), PADS PCB ASCII (3.5, 4.0, 5.0, 2005.0).

Routing of the wiring topology is done automatically and flexibly; angles are not limited to 90° and 45°.

Efficient use of PCB space and absence of preferred routing directions in layers considerably reduces electromagnetic crosstalk.

TopoR routes all connections, even if this entails violating design constraints. Such violations can be automatically corrected later.

When objects (such as components and vias) are moved around, wire length and shape are optimized automatically with appropriate clearance.

The user is free to choose from two ways to calculate the wire shape: with or without arcs. The first method involves wires consisting of lines only. The other makes wires keep appropriate clearance when circling around pads; it consists of arcs and lines.

TopoR simultaneously optimizes several alternative variants of the layout. Variants with the worst parameters (per total wire length and number of vias) will be removed.[29][30]

TopoR has an automatic component placement feature. The procedure can be used both for all components of the board and only for components in a specific area. It is not comparable to the quality of the manual placement, but it can be used as a preparation step for manual placement.

The minimum and desired clearances for each net can be specified.

TopoR automatically supports trace necking, that is, it reduces the width of a wire that approaches a narrow pad (or one with a diameter that is less than the width of the wire), or when it passes through bottlenecks (for example, between the pads of a component).

Wire-to-pad transitions use teardrop-style smoothing. The use of this procedure at the design stage helps avoid violations in design-rule checking when teardrops are added in the CAM editor.

TopoR can recognize ball grid array (BGA) component areas and apply a special strategy for routing them. This helps reduce the number of vias, the density of connections, and in some cases the number of routing layers.[31][32][33]

A special algorithm is used for routing single-layer boards minimizing the number of interlayer junctions or to find a single-layer routing.[34]

{{anchor|Toporouter}}Similar solutions

The layout program PCB of the gEDA suite includes a similar topological autorouter named Toporouter, which was written by Anthony Blake in a Google-funded open source project mentored by DJ Delorie in 2008.[35] It is mostly based on an implementation of the algorithms described in Tal Dayan's 1997 PhD thesis, "Rubberband based topological router".[35][37] This router has meanwhile been adapted for use with the open-source KiCad project as well.

See also

{{Portal|Electronics}}
  • Comparison of EDA software
  • List of free electronics circuit simulators

Notes

1. ^{{cite web |title=Обновление версии TopoR 6.3.17875 |language=Russian |date=2017-09-20 |publisher=Eremex |url=http://eda.eremex.ru/news/622339.html |access-date=2017-09-24 |dead-url=no |archive-url=https://web.archive.org/web/20170924124927/http://eda.eremex.ru/news/622339.html |archive-date=2017-09-24}}
2. ^{{cite |author-first=П. Н. |author-last=Латышев |title=Каталог САПР 2011—2012 Программы и производители |language=Russian |trans-title=CAD Catalog 2011-2012 Programs and manufacturers |publisher=Солон-Пресс |location=Moscow |date=2011 |page=600}}
3. ^{{cite web |title=TopoR Version History - What's New in TopoR version 6.2 |publisher=Eremex |date=2017-09-24 |url=http://eda.eremex.com/support/versionhistory.html |access-date=2017-09-24 |dead-url=no |archive-url=https://web.archive.org/web/20170924125515/http://eda.eremex.com/support/versionhistory.html |archive-date=2017-09-24}} (NB. Includes a list of new features since TopoR 3.0. TopoR 5.4.14203 (2012-12-21) introduced support for EAGLE: "The Eagle BRD plain-text format is now supported. This format is used by files created in the Eagle 6.0 system.". Improved in TopoR 5.4.14362 (2013-07-02): "During import of Eagle BRD-files: in some cases the angle of rotation of pads was disregarded, in some cases the vias’ pad size was assigned incorrectly, sometimes the wires on the inner layers were disappearing.")
4. ^{{cite book |author-last=Базилевич |author-first=Р. П. |title=Декомпозиционные и топологические методы автоматизированного метода конструирования электронных устройств |language=Russian |trans-title=Decomposition and topological methods of the automated method of designing electronic devices |publisher=Вища школа |location=Lviv (Львов) |date=1981 |page=168}}
5. ^{{cite book |author-last=Uvarov [Уваров] |author-first=A. S. [А. С.] |title=Проектирование печатных плат: 8 лучших программ |language=Russian |trans-title=PCB design: The 8 best programs |publisher=ДМК Пресс [DMK Press] |date=2006 |isbn=5-94074-089-8}}
6. ^{{cite journal |author-first1=Юрьевич Сергей [Sergey J.] |author-last1=Лузин [Luzin] |author-first2=Геворг Самвелович [Gevorg S.] |author-last2=Петросян [Petrosyan] |author-first3=Олег Борисович [Oleg B.] |author-last3=Полубасов [Polubasov] |title=Проблемы трассировки печатных плат с BGA-компонентами |language=Russian |trans-title=Problems of routing PCBs with BGA components |journal=Chip-News |number=5 |volume=2008 |date=2008 |url=http://chip-news.ru/archive/chipnews/200805/Article_12.pdf }}
7. ^{{cite journal |title=Probleme beim Routing von Leiterplatten mit BGA-Komponenten |language=German |author-first1=Юрьевич Сергей [Sergey J.] |author-last1=Лузин [Luzin] |author-first2=Геворг Самвелович [Gevorg S.] |author-last2=Петросян [Petrosyan] |author-first3=Олег Борисович [Oleg B.] |author-last3=Полубасов [Polubasov] |journal=Produktion von Leiterplatten und Systemen |number=2 |volume=2009 |date=February 2009 |pages=263–270 |publisher=Leuze-Verlag |url=http://www.leuze-verlag.de/plus/heft/inh_heft.asp?monat=02&jahr=2009 }}
8. ^{{cite journal |author-first1=Юрьевич Сергей [Sergey J.] |author-last1=Лузин [Luzin] |author-first2=Геворг Самвелович [Gevorg S.] |author-last2=Петросян [Petrosyan] |author-first3=Олег Борисович [Oleg B.] |author-last3=Полубасов [Polubasov] |title=Problems In Routing of PCB with BGA Components |journal=OnBoard Technology |number=11 |volume=2009 |date=November 2009 |pages=12–15 |url=http://www.onboard-technology.com/modules.php?op=modload&name=News&file=article&sid=89 |dead-url=yes |archiveurl=https://web.archive.org/web/20120426050746/http://www.onboard-technology.com/modules.php?op=modload&name=News&file=article&sid=89 |archivedate=2012-04-26 |df= }}
9. ^{{cite journal |author-last=Полубасов [Polubasov] |author-first=Олег Борисович [Oleg B.] |title=Глобальная минимизация количества межслой-ных переходов |language=Russian |trans-title=Global minimization of the number of interlayer junctions |journal=Технология и конструирование в электронной аппаратуре (TKEA) |location=НИИ "Звезда", St. Petersburg, Russia |id=УДК 681.14 |number=2 |volume=2001 |date=2001 |orig-year=2000-10-19 |url=http://www.tkea.com.ua/tkea/2001/2_2001/st_1.html |access-date=2017-09-24 |dead-url=no |archive-url=https://web.archive.org/web/20170924143125/http://www.tkea.com.ua/tkea/2001/2_2001/st_1.html |archive-date=2017-09-24}}  
10. ^{{cite journal |author-last1=Карабран |author-first1=В. М. |author-last2=Зырин |author-first2=И. Д. |title=Методы снижения паразитной связи между проводниками |language=Russian |trans-title=Methods for reducing the parasitic connection between conductors |publisher=ТЭМС (TEMS) |issue=3 |date=2013 |pages=68–77}}
11. ^{{cite web |title=Topological Autorouter - Introduction |author-first=Anthony |author-last=Blake |date=2009-07-07 |orig-year=2008 |url=http://anthonix.resnet.scms.waikato.ac.nz:80/toporouter/ |dead-url=yes |archive-url=https://web.archive.org/web/20110227055406/http://anthonix.resnet.scms.waikato.ac.nz/toporouter/ |archive-date=2011-02-27 |df= }}
12. ^{{cite web |author-first=Tal |author-last=Dayan |type=PhD thesis |title=Rubberband based topological router |date=June 1997 |publisher=University of California |location=Santa Cruz, CA. USA |url=https://pdfs.semanticscholar.org/91ce/7726d0b103db47ab5db433ed75b538e6e7f8.pdf |access-date=2017-09-25 |dead-url=no |archive-url=https://web.archive.org/web/20170925141352/https://pdfs.semanticscholar.org/91ce/7726d0b103db47ab5db433ed75b538e6e7f8.pdf |archive-date=2017-09-25}}
13. ^{{cite web |author-last=Сухарев [Sukharev] |author-first=А. В. [A. V.] |title=FreeStyleRoute - Трассировка печатных плат |language=Russian |trans-title=FreeStyleRoute - PCB routing |location=St. Petersburg, Russia |date=1999 |url=https://refdb.ru/look/1655124-pall.html |access-date=2017-09-25 |dead-url=no |archive-url=https://web.archive.org/web/20170925204732/https://refdb.ru/look/1655124-pall.html |archive-date=2017-09-25}} [https://refdb.ru/download/1655124.html]
14. ^{{cite journal |title=Бесплатный трассировщик от "Диал" |language=Russian |trans-title= |date=2002-03-05 |journal=Computerworld Россия |volume=2002 |number=08 |url=https://www.osp.ru/cw/2002/08/49755/ |access-date=2017-09-25 |dead-url=no |archive-url=https://web.archive.org/web/20170925210614/https://www.osp.ru/cw/2002/08/49755/ |archive-date=2017-09-25}}
15. ^{{cite web |title=Трассировщик FreeStyle Router доступен в Интернете |language=Russian |trans-title=FreeStyle Router is available on the Internet |author-first=Vsevolod [Всеволод] |author-last=Razevig [Разевиг] |date=2002-03-26 |number=11 |volume=2002 |issue=329 |journal=PC Week/RE / IT week |url=https://www.itweek.ru/industrial/article/detail.php?ID=61148 |access-date=2017-09-25 |dead-url=no |archive-url=https://web.archive.org/web/20170925215632/https://www.itweek.ru/industrial/article/detail.php?ID=61148 |archive-date=2017-09-25 |quote=[…] The company Dial Engineering freely offers on the Internet (www.dial-eng.spb.ru) a gridless PCB router FreeStyle Router for DOS and announced the continuation of the development of a FreeStyle CAD Suite for Windows (the commercial release is planned for 2002). If the DOS version only routes single- and double-layer printed circuit boards, the version for Windows is designed to route multi-layer boards. A distinctive feature of the FreeStyle Router products is a smaller number of vias on the PCB with a smaller total length of conductors; in addition, the optimization of the placement of components is performed during the routing process. The preliminary version of the PCB design can be prepared using CAD-CAD and transferred to FreeStyle Router via PDIF format. The purchase of FreeStyle Router for DOS (price $950) entitles to purchase FreeStyle Suite with 50% discount. […]}}
16. ^{{cite web |title=FreeStyle Router - топологический трассировщик |language=Russian |date=2003-09-30 |url=http://www.radioradar.net/programms/cad/fsrsetup.html |access-date=2017-09-26 |dead-url=no |archive-url=https://web.archive.org/web/20170926122226/http://www.radioradar.net/programms/cad/fsrsetup.html |archive-date=2017-09-26}} [https://web.archive.org/web/20170926122307/http://www.radioradar.net/files.html?cid=549]
17. ^{{cite web |title=Software Download |date=2007 |publisher=FreeStyleTeam |url=http://freestyleteam.com:80/index.php?topic=download&lang=en |dead-url=yes |archive-url=https://web.archive.org/web/20071113195917/http://freestyleteam.com/index.php?topic=download&lang=en |archive-date=2007-11-13 |quote=FreeStyleRoute V1.6 Topological PCB router for DOS. Freeware. 1.15 MB (1210820 bytes) 1.6 01.11.2003 |df= }} [https://web.archive.org/web/20151205181324/http://www.freestyleteam.com/support/download.php?dwnld=fsrdos]
18. ^{{cite web |title=FreeStyleRoute V1.6 Topological PCB router - Installation Guide |date=2007 |publisher=FreeStyleTeam |url=http://freestyleteam.com:80/index.php?topic=fsrdos&lang=en#installguide |dead-url=yes |archive-url=https://web.archive.org/web/20071116075441/http://freestyleteam.com/index.php?topic=fsrdos&lang=en#installguide |archive-date=2007-11-16 |quote=The FreeStyleRoute (FSR) program consists of a high-efficiency gridless two-layer PCB router SpeedWay and the FreeStyle editor. The editor can also be applied independently for routed boards corrections. It reaches the quality of routing and placement density, comparable or surpassing high-quality of manual routing. As a result, we have smooth wires, without breaks. The algorithms used in the design, allow to place any number of conductors between components pins. Compatible with P-CAD, by PDF-files. Version for DOS. Freeware. Now the program is not supported. |df= }}
19. ^{{cite web |title=About group |publisher=FreeStyleTeam |date=2007 |url=http://freestyleteam.com:80/index.php?topic=about&lang=en |dead-url=yes |archive-url=https://web.archive.org/web/20071113195907/http://freestyleteam.com/index.php?topic=about&lang=en |archive-date=2007-11-13 |df= }}
20. ^{{cite web |title=Contacts |publisher=FreeStyleTeam |url=http://freestyleteam.com:80/index.php?topic=contacts&lang=en |dead-url=yes |archive-url=https://web.archive.org/web/20071113195912/http://freestyleteam.com/index.php?topic=contacts&lang=en |archive-date=2007-11-13 |df= }}
21. ^{{cite journal |title=EDA Expert |language=Russian |journal=Chip-News (RU) |issue=3 |volume=106 |date=2006 |pages=65–66 |url=http://www.eurointech.ru/EDA_Expert/EDA_Expert_12_news.pdf |access-date=2017-09-26 |dead-url=no |archive-url=https://web.archive.org/web/20170926190540/http://www.eurointech.ru/EDA_Expert/EDA_Expert_12_news.pdf |archive-date=2017-09-26}}
22. ^{{cite web |title=Version History |date=2009 |publisher=Eremex, Ltd. |url=http://www.eremex.com:80/support/versionhistory/ |dead-url=yes |archive-url=https://web.archive.org/web/20090306231439/http://www.eremex.com/support/versionhistory/ |archive-date=2009-03-06 |df= }}
23. ^{{cite web |author=Диал Инжиниринг |title=Уникальный трассировщик размещен на сайте |language=Russian |trans-title=A unique router is available on the site |date=2002-02-20 |url=http://club.cnews.ru/blogs/entry/unikalnyj_trassirovshchik__c6c4f |access-date=2017-09-26 |dead-url=no |archive-url=https://web.archive.org/web/20170926101830/http://club.cnews.ru/blogs/entry/unikalnyj_trassirovshchik__c6c4f |archive-date=2017-09-26}}
24. ^{{cite web |title=News |date=2003-09-26 |publisher=ElekTrade |url=http://www.eltm.ru:80/index.sema?a=news |dead-url=yes |archive-url=https://web.archive.org/web/20031205031333/http://www.eltm.ru/index.sema?a=news |archive-date=2003-12-05 |quote=[…] Today, the developers of the popular domestic autoroute program FreeStyleRoute announced the termination of the further development of its DOS version. In its place will come 32-bit Windows version of the program, called TopoR (TOPOlogical Router). The following changes are made to the version of TopoR 1.03 compared to FSR 1.6 […] |df= }}
25. ^{{cite web |author=ЭлекТрейд |title=Готовится к выходу новая версия трассировщика TopoR 3.0 |language=Russian |trans-title=Preparing for release a new version of the router TopoR 3.0 |date=2006-01-17 |url=http://club.cnews.ru/blogs/entry/gotovitsya_k_vyhodu_novaya__e6728 |access-date=2017-09-26 |dead-url=no |archive-url=https://web.archive.org/web/20170926203302/http://club.cnews.ru/blogs/entry/gotovitsya_k_vyhodu_novaya__e6728 |archive-date=2017-09-26}}
26. ^{{cite book |title=Система топологической трассировки печатных плат TopoR ver 1.0 - Руководство пользователя |language=Russian |trans-title=TopoR 1.0 Topological routing system - User manual |location=St. Petersburg, Russia |date=2003 |url=http://www.eltm.ru:80/store/TopoR.pdf |dead-url=yes |archive-url=https://web.archive.org/web/20050116000016/http://www.eltm.ru/store/TopoR.pdf |archive-date=2005-01-16 |df= }}
27. ^{{cite journal |author-last1=Лузин [Luzin] |author-first1=Юрьевич Сергей [Sergey J.] |author-last2=Полубасов [Polubasov] |author-first2=Олег Борисович [Oleg B.] |title=Пакет гибкой трассировки "FreeStyle Route" |language=Russian |trans-title=A package of flexible routing "FreeStyle Route" |publisher=Мат-лы междунар. науч.-техн. конф. "Системы и средства передачи и обработки информации" [Mathematical scientific-technical conference "Systems and means of information transmission and processing"] |location=Odessa |date=1997 |page=35}}
28. ^{{cite journal |author-last1=Лузин [Luzin] |author-first1=Юрьевич Сергей [Sergey J.] |author-last2=Полубасов [Polubasov] |author-first2=Олег Борисович [Oleg B.] |title=Трассировка печатных плат - Новые методы решения старых проблем |language=Russian |trans-title=Routing of printed circuit boards - New methods for solving old problems | journal=САПР и графика [CAD and graphics] |date=1997 |number=11 |pages=58–59}}

References

{{reflist|refs=[1][2][3][4][5][6][7][8][9][10][11][12][13][14][15][16][17][18][19][20][21][22][23][24][25][26][27][28]
}}

Further reading

English
  • {{cite journal |author-last=Полубасов [Polubasov] |author-first=Олег Борисович [Oleg B.] |title=Routing Concepts of a Topological Router CAD System |journal=OnBoard Technology |number=5 |volume=2011 |date=May 2011 |pages=11–15 |url=http://www.onboard-technology.com/modules.php?op=modload&name=News&file=article&sid=101 |access-date= |dead-url=yes |archive-url=https://web.archive.org/web/20120121052716/http://www.onboard-technology.com/modules.php?op=modload&name=News&file=article&sid=101 |archive-date=2012-01-21 |df= }}
  • {{cite journal |author-first1=Andrew A. [Андрей Александрович] |author-last1=Lysenko [Лысенко] |author-first2=Юрьевич Сергей [Sergey J.] |author-last2=Лузин [Luzin] |author-first3=Олег Борисович [Oleg B.] |author-last3=Полубасов [Polubasov] |title=Synchronizing Delays in Signal Transmission Lines |journal=OnBoard Technology |number=9 |volume=2011 |date=September 2011 |pages=14–17 |url=http://www.onboard-technology.com/modules.php?op=modload&name=News&file=article&sid=98 |access-date= |dead-url=yes |archive-url=https://web.archive.org/web/20111107172140/http://www.onboard-technology.com/modules.php?op=modload&name=News&file=article&sid=98 |archive-date=2011-11-07 |df= }}
  • {{cite journal |author-first1=Sergei |author-last1=Popov |author-first2=Iurii |author-last2=Popov |title=Speed and improve PCB routing |journal=EDN Network |date=2013-12-05 |url=http://www.edn.com/design/pc-board/4425712/Speed-and-improve-PCB-routing |access-date=2017-09-24 |dead-url=no |archive-url=https://web.archive.org/web/20170924140454/http://www.edn.com/design/pc-board/4425712/Speed-and-improve-PCB-routing |archive-date=2017-09-24}}
Russian
  • Chip News:
    • {{cite journal |author-last=Полубасов [Polubasov] |author-first=Олег Борисович [Oleg B.] |title=Топологическая трассировка: реальность или миф? |language=Russian |trans-title=Topological route: Reality or myth? |journal=Chip News / EDA Expert |number=5 |volume=68 |date=May 2002 |pages=42–46 |url=http://www.prosoft.ru/cms/f/368699.pdf |access-date=2017-10-03 |dead-url=no |archive-url=https://archive.today/20171003110731/http://www.prosoft.ru/cms/f/368699.pdf |archive-date=2017-10-03 |df= }} https://web.archive.org/web/20171003113149/http://eda.eremex.ru/Content/files/publications/1_%D0%A2%D0%BE%D0%BF%D0%BE%D0%BB%D0%BE%D0%B3%D0%B8%D1%87%D0%B5%D1%81%D0%BA%D0%B0%D1%8F_%D1%82%D1%80%D0%B0%D1%81%D1%81%D0%B8%D1%80%D0%BE%D0%B2%D0%BA%D0%B0_%D1%80%D0%B5%D0%B0%D0%BB%D1%8C%D0%BD%D0%BE%D1%81%D1%82%D1%8C_%D0%B8%D0%BB%D0%B8_%D0%BC%D0%B8%D1%84.pdf -->
    • {{cite journal |title=TBD |language=Russian |trans-title= |journal=Chip News / EDA Expert |number=4 |volume=77 |date=April 2003 |page=73 |url=http://www.eltm.ru:80/store/EDA_Expert/EDA_Expert_4_73.pdf |access-date=2017-10-03 |dead-url=no |archive-url=https://web.archive.org/web/20040225001532/http://www.eltm.ru/store/EDA_Expert/EDA_Expert_4_73.pdf |archive-date=2004-02-25 |df= }}
    • [https://archive.is/20050519131820/http://www.chip-news.ru/archive/chipnews/200310/11.html #10, 2003]
    • {{cite journal |author-first1=Юрьевич Сергей [Sergey J.] |author-last1=Лузин [Luzin] |author-first2=Олег Борисович [Oleg B.] |author-last2=Полубасов [Polubasov] |title=... TopoR |language=Russian |trans-title= |journal=Chip News / EDA Expert |number=3 |volume=106 |date=March 2006 |pages=74–76 |url=http://www.eurointech.ru/EDA_Expert/EDA_Expert_12_74_76.pdf |access-date=2017-10-03 |dead-url=no |archive-url=https://web.archive.org/web/20170927003649/http://www.eurointech.ru/EDA_Expert/EDA_Expert_12_74_76.pdf |archive-date=2017-09-27}}
  • Electronics, #5, 2005
  • Electronic components:
    • #11, 2005
    • #4, 2006
  • Modern electronics journal:
    • [https://web.archive.org/web/20090203091027/http://soel.ru/issues/?id=343865 #5, 2008]
    • [https://web.archive.org/web/20090203091716/http://soel.ru/issues/?id=343866 #6, 2008]
    • [https://web.archive.org/web/20090203091032/http://soel.ru/issues/?id=343867 #7, 2008]
    • [https://web.archive.org/web/20090203091037/http://soel.ru/issues/?id=343868 #8, 2008]
    • [https://web.archive.org/web/20090203091042/http://soel.ru/issues/?id=343869 #9, 2008]
  • https://web.archive.org/web/20050220042907/http://www.eltm.ru/store/Let_Speak_About_Routers.pdf #3 2002 p1-3 "ПОГОВОРИМ О ТРАССИРОВЩИКАХ" / Talk about routers, Yuri Potapov, ElekTrade
German
  • {{cite journal |author-first1=Юрьевич Сергей [Sergey J.] |author-last1=Лузин [Luzin] |author-first2=Олег Борисович [Oleg B.] |author-last2=Полубасов [Polubasov] |title=Optimierung von Layouts mit TopoR |language=German |journal=Produktion von Leiterplatten und Systemen |number=9 |volume=2008 |date=September 2008 |pages=1852–1856 |publisher=Leuze-Verlag |url=http://www.leuze-verlag.de/plus/heft/inh_heft.asp?monat=09&jahr=2008 }}

External links

  • {{cite web |title=Диал Инжиниринг |language=Russian |trans-title=Dial Engineering |url=http://www.dial-eng.spb.ru |date=2002 |dead-url=yes |archive-url=https://web.archive.org/web/20020523010627/http://www.dial-eng.spb.ru/ |archive-date=2002-05-23 |df= }} (Former website of Dial Engineering, developers of the FreeStyle Router up to 2002.)
  • {{cite web |title=FreeStyleTeam |language=Russian, English |url=http://freestyleteam.com:80/ |date=2009 |dead-url=yes |archive-url=https://web.archive.org/web/20090203054804/http://freestyleteam.com/ |archive-date=2009-02-03 |df= }} (Former website of the FreeStyleTeam, developers of FreeStyleRouter and TopoR up to 2009.)
  • {{cite web |title=Toporouter.com |date=2013 |url=http://www.toporouter.com/ |dead-url=yes |archive-url=https://web.archive.org/web/20131126131402/http://www.toporouter.com/ |archive-date=2013-11-26}} (Former 2009-2014 website for the TopoR router, as represented by Novarm, Ltd. and Eremex, Ltd. - unrelated to Anthony Blake's Toporouter.)
  • {{cite web |url=http://www.eremex.com/ |title=Eremex TopoR official site |language=English}} (since 2008)
  • {{cite web |url=http://www.eremex.ru/ |title=Eremex TopoR official site |language=Russian}} (since 2008)
  • {{cite web |url=http://forum.eremex.com/index.php?/forum/8-topor-forum/ |title=Eremex TopoR user forum}}
{{CAD software}}{{DEFAULTSORT:Topor}}

1 : Autorouters

随便看

 

开放百科全书收录14589846条英语、德语、日语等多语种百科知识,基本涵盖了大多数领域的百科知识,是一部内容自由、开放的电子版国际百科全书。

 

Copyright © 2023 OENC.NET All Rights Reserved
京ICP备2021023879号 更新时间:2024/11/11 14:59:50