| 词条 | POWER4 | |||||||||||||||||||||||||||||||||
| 释义 |
| name = POWER4 | produced-start = 2001 | produced-end = | slowest = 1.1 | slow-unit = GHz | fastest = 1.9 | fast-unit = GHz | size-from = 180 nm | size-to = 130 nm | designfirm = IBM | arch = PowerPC (PowerPC v.2.00/01) | microarch = | numcores = 2 | l1cache = 64+32 kB/core | l2cache = 1.41 MB/chip | l3cache = 32 MB off chip | predecessor = POWER3, RS64 | successor = POWER5 | application = }}{{POWER, PowerPC, and Power ISA}} The POWER4 is a microprocessor developed by International Business Machines (IBM) that implemented the 64-bit PowerPC and PowerPC AS instruction set architectures. Released in 2001, the POWER4 succeeded the POWER3 and RS64 microprocessors, and was used in RS/6000 and AS/400 computers, ending a separate development of PowerPC microprocessors for the AS/400. The POWER4 was a multicore microprocessor, with two cores on a single die, the first non-embedded microprocessor to do so.[1] POWER4 Chip was first commercially available multiprocessor chip.[2] The original POWER4 had a clock speed of 1.1 and 1.3 GHz, while an enhanced version, the POWER4+, reached a clock speed of 1.9 GHz. The PowerPC 970 is a derivative of the POWER4. Functional layoutThe POWER4 has a unified L2 cache, divided into three equal parts. Each has its own independent L2 controller which can feed 32 bytes of data per cycle.{{Clarify|date=June 2009}} The Core Interface Unit (CIU) connects each L2 controller to either the data cache or instruction cache in either of the two processors. The Non-Cacheable (NC) Unit is responsible for handling instruction serializing functions and performing any noncacheable operations in the storage topology. There is an L3 cache controller, but the actual memory is off-chip. The GX bus controller controls I/O device communications, and there are two 4-byte wide GX buses, one incoming and the other outgoing. The Fabric Controller is the master controller for the network of buses, controlling communications for both L1/L2 controllers, communications between POWER4 chips {4-way, 8-way, 16-way, 32-way} and POWER4 MCM's. Trace-and-Debug, used for First Failure Data Capture, is provided. There is also a Built In Self Test function (BIST) and Performance Monitoring Unit (PMU). Power-on reset (POR) is supported. Execution unitsThe POWER4 implements a superscalar microarchitecture through high-frequency speculative out-of-order execution using eight independent execution units. They are: two floating-point units (FP1-2), two load-store units (LD1-2), two fixed-point units (FX1-2), a branch unit (BR), and a conditional-register unit (CR). These execution units can complete up to eight operations per clock (not including the BR and CR units):
The pipeline stages are:
Multi-chip configurationThe POWER4 also came in a configuration using a multi-chip module (MCM) containing four POWER4 dies in a single package, with up to 128 MB of shared L3 ECC cache per MCM. Parametrics
POWER4+The POWER4+, released in 2003, was an improved version of the POWER4 that ran at up to 1.9 GHz.[3] It contained 184 million transistors, measured 267 mm2, and was fabricated in a 0.13 µm SOI CMOS process with eight layers of copper interconnect. See also
Notes1. ^{{cite web|url=http://www.cpushack.com/2011/01/24/ibms-server-processors-the-rs64-and-the-power|title=IBM’s Server Processors: The RS64 and the POWER|work=The CPU Shack Museum|date=2011-01-24|accessdate=2015-04-17}} 2. ^William Stallings, Computer Organization and Architecture, Seventh Edition, -pp 44 3. ^{{cite web|title=IBM POWER Roadmap|url=http://speleotrove.com/decimal/IBM-Power-Roadmap-McCredie.pdf|website=Speleotrove|publisher=IBM|accessdate=6 March 2018|page=2|date=2006}} References
2 : IBM microprocessors|PowerPC implementations |
|||||||||||||||||||||||||||||||||
| 随便看 |
|
开放百科全书收录14589846条英语、德语、日语等多语种百科知识，基本涵盖了大多数领域的百科知识，是一部内容自由、开放的电子版国际百科全书。