词条 | Self-clocking signal |
释义 |
In telecommunications and electronics, a self-clocking signal is one that can be decoded without the need for a separate clock signal or other source of synchronization. This is usually done by including embedded synchronization information within the signal, and adding constraints on the coding of the data payload such that false synchronization can easily be detected. Most line codes are designed to be self-clocking. Isochronicity and anisochronicityIf a clock signal is embedded in the data transmission, there are two possibilities: the clock signals are sent at the same time as the data (isochronous), or at a different time (anisochronous). Isochronous self-clocking signalsIf the embedded clock signal is isochronous, it gets sent simultaneously with the data. Below is an example signal, in this case using the Manchester code self-clocking signal. The data and clock cycles can be thought of as "adding up" to a combination, where both the clock cycle and the data can be retrieved from the transmitted signal. Asynchronous self-clocking signalsAsynchronous self-clocking signals do not combine clock cycles and data transfer into one continuous signal. Instead, the transmission of clock cycles and data transmission is modulated. Below is an example signal used in asynchronous serial communication, where it is made clear that the information about the clock speed is transmitted in a different timeframe than the actual data. ImplementationsExample uses of self-clocking signal protocols include:
Most of these codes can be seen as a kind of Run Length Limited[1] code. Those constraints on "runs" of zeros and "runs" of ones ensure that transitions occur often enough to keep the receiver synchronized. Such self-clocking signals can be decoded correctly into a stream of bits without bit slip. To further decode that stream of bits and decide which bit is the first bit of a byte, often a self-synchronizing code is used. Analog examplesAmplitude modulation – modulating a signal by changing the amplitude of a carrier wave, as in: is self-clocking, as the zero crossings serve as a clock pulse. One may consider this clock pulse redundant information, or at least a wasteful use of channel capacity, and duplex the channel by varying the phase, as in polar modulation, or adding another signal that is 90° out of phase (a sine wave), as in quadrature modulation. The result is to send twice as many signals over the channel, at the cost of losing the clock, and thus suffering signal degradation in case of clock drift (the analog equivalent of bit drift). This demonstrates how encoding clocking or synchronization in a code costs channel capacity, and illustrates the trade-off. See also
References1. ^{{Cite journal |journal=Proceedings of the IEEE|volume=78 |issue=11 |date=December 1990 |title=Runlength-Limited Sequences|author=Kees Schouhamer Immink|authorlink=Kees Schouhamer Immink |url=https://www.researchgate.net/profile/Kees_Schouhamer_Immink/publication/2984369_Runlength-Limited_Sequences/links/02e7e537af43a30b34000000/Runlength-Limited-Sequences.pdf|pages=1745–1759|quote=A detailed description is furnished of the limiting properties of runlength limited sequences.}} 2 : Digital electronics|Synchronization |
随便看 |
开放百科全书收录14589846条英语、德语、日语等多语种百科知识,基本涵盖了大多数领域的百科知识,是一部内容自由、开放的电子版国际百科全书。