“Reference Verification Methodology”的意思、由来-开放百科全书

词条

Reference Verification Methodology

释义

References

The Reference Verification Methodology (RVM) is a complete set of metrics and methods for performing Functional verification of complex designs such as for Application-specific integrated circuits or other semiconductor devices. It was published by Synopsys in 2003.

RVM is implemented under OpenVera.

The SystemVerilog implementation of the RVM is known as the VMM (Verification Methodology Manual). It contains a small library of base classes.

References

Verification Methodology Manual for SystemVerilog
vmmcenter.org
RVM Testbench Example

1 : Hardware verification languages

随便看

开放百科全书收录14589846条英语、德语、日语等多语种百科知识，基本涵盖了大多数领域的百科知识，是一部内容自由、开放的电子版国际百科全书。