“High-speed transceiver logic”的意思、由来-开放百科全书

词条

High-speed transceiver logic

释义

See also
References

High-speed transceiver logic or HSTL is a technology-independent standard for signaling between integrated circuits.^[1] The nominal signaling range is 0 V to 1.5 V, though variations are allowed, and signals may be single-ended or differential. It is designed for operation beyond 180 MHz.

The following classes are defined by standard EIA/JESD8-6 from EIA/JEDEC:

Class I (unterminated, or symmetrically parallel terminated)
Class II (series terminated)
Class III (asymmetrically parallel terminated)
Class IV (asymmetrically double parallel terminated)

Note that Symmetric parallel termination means that the termination resistor at the load is connected to half the output buffer's supply voltage. Double parallel termination means that parallel termination resistors are fitted at both ends of the transmission line.

References

1. ^{{cite web| title=High Speed Transceiver Logic (HSTL). A 1.5V Output Buffer Supply Voltage Based Interface Standard for Digital Integrated Circuits, JESD8-6| date=1995-08-01| url=http://www.jedec.org/sites/default/files/docs/jesd8-6.pdf}}

2 : Digital electronics|JEDEC standards

随便看

开放百科全书收录14589846条英语、德语、日语等多语种百科知识，基本涵盖了大多数领域的百科知识，是一部内容自由、开放的电子版国际百科全书。

See also

References